

2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e-MMC

Features

### e·MMCTM Memory

# MTFC2GMDEA-0M WT, MTFC4GLDEA-0M WT, MTFC4GMDEA-1M WT, MTFC8GLDEA-1M WT, MTFC16GJDEC-2M WT, MTFC32GJDED-3M WT, MTFC64GJDDN-3M WT


#### **Features**

- MultiMediaCard (MMC) controller and NAND Flash
- 153- or 169-ball WFBGA/VFBGA/LFBGA (RoHS 6/6-compliant)
- V<sub>CC</sub>: 2.7-3.6V
- V<sub>CCO</sub> (dual voltage): 1.65–1.95V; 2.7–3.6V
- Temperature ranges
  - Operating temperature: -25°C to +85°C
  - Storage temperature: -40°C to +85°C
- Typical current consumption
  - Standby current: 110μA for 2GB, 120μA for 4GB, 8GB, 16GB; 140μA for 32G; 160μA for 64GB
  - Active current (RMS): 70mA (2GB); 80mA (4GB, 8GB, 16GB, 32GB, 64GB)

#### **MMC-Specific Features**

- JEDEC/MMC standard version 4.41-compliant (JEDEC Standard No. 84-A441) – SPI mode not supported (see www.jedec.org/sites/default/files/ docs/JESD84-A441.pdf)
  - Advanced 11-signal interface
  - x1, x4, and x8 I/Os, selectable by host
  - MMC mode operation
  - Command classes: class 0 (basic); class 2 (block read); class 4 (block write); class 5 (erase);
    class 6 (write protection); class 7 (lock card)
  - MMC*plus*™ and MMC*mobile*™ protocols
  - Temporary write protection
  - 52 MHz clock speed (MAX)
  - Boot operation (high-speed boot)
  - Sleep mode
  - Replay-protected memory block (RPMB)
  - Secure erase and trim
  - Hardware reset signal
  - Multiple partitions with enhanced attribute
  - Permanent and power-on write protection
  - Double data rate (DDR) function
  - High-priority interrupt (HPI)

Figure 1: Micron e·MMC Device



#### **MMC-Specific Features (Continued)**

- Enhanced reliable write
- Configurable reliability settings
- Background operation
- Fully enhanced configurable
- Backward-compatible with previous MMC modes
- ECC and block management implemented



#### 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC Features

#### e-MMC Performance

**Table 1: MLC Partition Performance** 

	Part Number							
Condition	MTFC2GMDEA-0M WT MTFC4GLDEA-0M WT	MTFC4GMDEA-1M WT MTFC8GLDEA-1M WT	MTFC16GJDEC-2M WT MTFC32GJDED-3M WT MTFC64GJDDN-3M WT	Units				
Sequential write	6.6	13.5	20	MB/s				
Sequential read	30	44	44	MB/s				
Random write	90	90	90	IOPs				
Random read	1080	1080	1100	IOPs				

Note: 1. Bus in x8 I/O mode. Sequential access of 1MB chunk; random access of 4KB chunk. Additional performance data, such as power consumption or timing for different device modes, will be provided in a separate document upon customer request.

#### **Ordering Information**

**Table 2: Ordering Information** 

Base Part Number	Density	Package	NAND Flash Type	Shipping Media
MTFC2GMDEA-0M WT	2GB	153-ball WFBGA	1 x 16Gb, MLC, 25nm	Tray
		11.5mm x 13.0mm x 0.8mm		Tape and reel
MTFC4GLDEA-0M WT	4GB	153-ball WFBGA	1 x 32Gb, MLC, 25nm	Tray
		11.5mm x 13.0mm x 0.8mm		Tape and reel
MTFC4GMDEA-1M WT	4GB	153-ball WFBGA	2 x 16Gb, MLC, 25nm	Tray
		11.5mm x 13.0mm x 0.8mm		Tape and reel
MTFC8GLDEA-1M WT	8GB	153-ball WFBGA	2 x 32Gb, MLC, 25nm	Tray
		11.5mm x 13.0mm x 0.8mm		Tape and reel
MTFC16GJDEC-2M WT	16GB	169-ball WFBGA	2 x 64Gb, MLC, 25nm	Tray
		14.0mm x 18.0mm x 0.8mm		Tape and reel
MTFC32GJDED-3M WT	32GB	169-ball VFBGA	4 x 64Gb, MLC, 25nm	Tray
		14.0mm x 18.0mm x 1.0mm		Tape and reel
MTFC64GJDDN-3M WT	64GB	169-ball LFBGA	8 x 64Gb, MLC, 25nm	Tray
		14.0mm x 18.0mm x 1.4mm		Tape and reel




2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC Features

#### **Part Numbering Information**

Micron<sup>®</sup> *e*·MMC memory devices are available in different configurations and densities. Verify valid part numbers by using Micron's part catalog search at www.micron.com. To compare features and specifications by device type, visit www.micron.com/products. Contact the factory for devices not found.

**Figure 2: Marketing Part Number Chart** 



Note: 1. Not all combinations are necessarily available. For a list of available devices or for further information on any aspect of these products, please contact your nearest Micron sales office.

#### **Device Marking**

Due to the size of the package, the Micron-standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a 5-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site: www.micron.com/decoder.



## 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC General Description

### **General Description**

Micron *e*·MMC is a communication and mass data storage device that includes a Multi-MediaCard (MMC) interface, a NAND Flash component, and a controller on an advanced 11-signal bus, which is compliant with the MMC system specification. Its low cost, small size, Flash technology independence, and high data throughput make *e*·MMC ideal for embedded applications like set-top boxes, digital cameras/camcorders, digital TVs, and a variety other consumer products.

The nonvolatile e·MMC draws no power to maintain stored data, delivers high performance across a wide range of operating temperatures, and resists shock and vibration disruption.



# 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC Signal Descriptions

### **Signal Descriptions**

**Table 3: Signal Descriptions** 

Symbol	Туре	Description
CLK	Input	Clock: Each cycle of the clock directs a transfer on the command line and on the data line(s). The frequency can vary between the minimum and the maximum clock frequency.
RST_n	Input	Reset: The RST_n signal is used by the host for resetting the device, moving the device to the pre- idle state. By default, the RST_n signal is temporarily disabled in the device. The host must set ECSD register byte 162, bits[1:0] to 0x1 to enable this functionality before the host can use it.
CMD	1/0	Command: This signal is a bidirectional command channel used for command and response transfers. The CMD signal has two bus modes: open-drain mode and push-pull mode (see Operating Modes). Commands are sent from the MMC host to the device, and responses are sent from the device to the host.
DAT[7:0]	I/O	Data I/O: These are bidirectional data signals. The DAT signals operate in push-pull mode. By default, after power-on or assertion of the RST_n signal, only DAT0 is used for data transfer. The MMC controller can configure a wider data bus for data transfer either using DAT[3:0] (4-bit mode) or DAT[7:0] (8-bit mode). e·MMC includes internal pull-up resistors for data lines DAT[7:1]. Immediately after entering the 4-bit mode, the device disconnects the internal pull-up resistors on the DAT[3:1] lines. Upon entering the 8-bit mode, the device disconnects the internal pull-ups on the DAT[7:1] lines.
V <sub>CC</sub>	Supply	V <sub>CC</sub> : NAND interface (I/F) I/O and NAND Flash power supply.
$V_{CCQ}$	Supply	V <sub>CCQ</sub> : e·MMC controller core and e·MMC I/F I/O power supply.
$V_{SS}^{1}$	Supply	V <sub>SS</sub> : NAND I/F I/O and NAND Flash ground connection.
V <sub>SSQ</sub> <sup>1</sup>	Supply	V <sub>SSQ</sub> : e·MMC controller core and e·MMC I/F ground connection.
V <sub>DDIM</sub>		Internal voltage node: At least a $0.1\mu F$ capacitor is required to connect $V_{DDIM}$ to ground. A $1\mu F$ capacitor is recommended. Do not tie to supply voltage or ground.
NC	_	No connect: No internal connection is present.
RFU	_	Reserved for future use: No internal connection is present. Leave it floating externally.


Note: 1.  $V_{SS}$  and  $V_{SSQ}$  are connected internally.



# 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC 153-Ball Signal Assignments

### **153-Ball Signal Assignments**

Figure 3: 153-Ball FBGA (Top View, Ball Down)



Notes: 1. Some previous versions of the JEDEC product or mechanical specification had defined reserved for future use (RFU) balls as no connect (NC) balls. NC balls assigned in the previous specifications could have been connected to ground on the system board. To enable new feature introduction, some of these balls are assigned as RFU in the v4.4 mechanical specification. Any new PCB footprint implementations should use the new ball assignments and leave the RFU balls floating on the system board.

2.  $V_{CC}$ ,  $V_{CCQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  balls must all be connected.



# 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC 169-Ball Signal Assignments

### **169-Ball Signal Assignments**

Figure 4: 169-Ball FBGA (Top View, Ball Down)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
А				(NC)		(NC)			(NC)		(NC)			
В		(NC)		$\tilde{\bigcirc}$		$\tilde{\bigcirc}$			$\tilde{O}$		$\tilde{\bigcirc}$		(NC)	
С		()		()		()					()		()	
D	(NC)	0		()		()			$\bigcirc$		()		()	(NC)
Ε		()		()		$\bigcirc$			$\bigcirc$				$\bigcirc$	0
F		()		()		()			()		()		()	0
G		()		$\bigcirc$		()			()		()		$\bigcirc$	0
н	(NC)	(NC)	DATO)	(DAT1)	DAT2	(RFU)	(RFU)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)
J	(NC)	(DAT3)	DAT4	DAT5	DAT6	DAT7	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)
κ	(NC)	VDDIM	(NC)	(V <sub>SSQ</sub> )	(RFU)	(v <sub>cc9</sub> )	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)
L	(NC)	(NC)	(NC)	(NC)								(NC)	(NC)	(NC)
М	(NC)	(NC)	(NC)		(RFU)	$(v_{cc})$	$(v_{ss})$	(RFU)	(RFU)	(RFU)		(NC)	(NC)	(NC)
N	(NC)	(NC)	(NC)		$(v_{cc})$					(RFU)		(NC)	(NC)	(NC)
Р	(NC)	(NC)	(RFU)		$\left(V_{SS}\right)$					(RFU)		(NC)	(NC)	(NC)
R	(NC)	(NC)	(NC)		(RFU)					$(v_{ss})$		(NC)	(NC)	(NC)
Т	(NC)	(NC)	(NC)		(RFU)					$(v_{cc})$		(NC)	(NC)	(NC)
U	(NC)	(NC)	(NC)		(RST_n)	(RFU)	(RFU),	$\left(v_{ss}\right)$	$(v_{cc})$	(RFU),		(NC)	(NC)	(NC)
V	(NC)	(NC)	(NC)									(NC)	(NC)	(NC)
w	(NC)	(NC)	(NC)	(V <sub>cco</sub> )	(CMD)	(CLK)	(NC)	(NC)	(NC),	(NC)	(NC)	(NC)	(NC)	(NC)
Υ	(NC)	(V <sub>SSQ</sub> )	(NC)	(vcco)	(V <sub>SSQ</sub> )	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)	(NC)
AA	(NC)	(NC)	(v <sub>cco</sub> )	(V <sub>SSQ</sub> )	(v <sub>cco</sub> )	(V <sub>SSQ</sub> )	(RFU)	(NC)	(NC)	(RFU)	(NC)	(NC)	(NC)	(NC)
AB		$\bigcirc$		<b>(</b> )		<b>(</b> )					<b>(</b> )		0	
AC				<b>(</b> )							0		0	
AD														
AE	(NC)													(NC)
AF														
AG		(NC)											(NC)	
АН				(NC)		(NC)			(NC)		(NC)			
- 1														

#### Micron Confidential and Proprietary



# 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC 169-Ball Signal Assignments


Notes:


- 1. Empty balls do not denote actual solder balls; they are position indicators only.
- 2. Some previous versions of the JEDEC product or mechanical specification had defined reserved for future use (RFU) balls as no connect (NC) balls. NC balls assigned in the previous specifications could have been connected to ground on the system board. To enable new feature introduction, some of these balls are assigned as RFU in the v4.4 mechanical specification. Any new PCB footprint implementations should use the new ball assignments and leave the RFU balls floating on the system board.
- 3.  $V_{CC}$ ,  $V_{CCQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  balls must all be connected.



### **Package Dimensions**

Figure 5: 153-Ball WFBGA - 11.5mm x 13.0mm x 0.8mm (Package Code: EA)






Note: 1. Dimensions are in millimeters.



Figure 6: 169-Ball WFBGA - 14.0mm x 18.00mm x 0.8mm (Package Code: EC)






Note: 1. Dimensions are in millimeters.



Figure 7: 169-Ball VFBGA - 14.0mm x 18.00mm x 1.0mm (Package Code: ED)



Note: 1. Dimensions are in millimeters.

- 0.5 TYP

— 6.5 CTR -


0.5 TYP


-0.9 ±0.1

-0.17 MIN



Figure 8: 169-Ball LFBGA - 14.0mm x 18.00mm x 1.4mm (Package Code: DN)






Note: 1. Dimensions are in millimeters.



#### 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC Architecture

#### **Architecture**

#### Figure 9: e-MMC Functional Block Diagram



Note: 1. V<sub>SS</sub> and V<sub>SSO</sub> are internally connected.

### MMC Protocol Independent of NAND Flash Technology

The MMC specification defines the communication protocol between a host and a device. The protocol is independent of the NAND Flash features included in the device. The device has an intelligent on-board controller that manages the MMC communication protocol.

The controller also handles block management functions such as logical block allocation and wear leveling. These management functions require complex algorithms and depend entirely on NAND Flash technology (generation or memory cell type).

The device handles these management functions internally, making them invisible to the host processor.

### **Defect and Error Management**

Micron *e*·MMC incorporates advanced technology for defect and error management. If a defective block is identified, the device completely replaces the defective block with one of the spare blocks. This process is invisible to the host and does not affect data space allocated for the user.

The device also includes a built-in error correction code (ECC) algorithm to ensure that data integrity is maintained.

To make the best use of these advanced technologies and ensure proper data loading and storage over the life of the device, the host must exercise the following precautions:

- Check the status after WRITE, READ, and ERASE operations.
- Avoid power-down during WRITE and ERASE operations.



### **CID Register**

The card identification (CID) register is 128 bits wide. It contains the device identification information used during the card identification phase as required by  $e \cdot \text{MMC}$  protocol. Each device is created with a unique identification number.

**Table 4: CID Register Field Parameters** 

Name	Field	Width	CID Bits	CID Value
Manufacturer ID	MID	8	[127:120]	FEh
Reserved	_	6	[119:114]	-
Card/BGA	CBX	2	[113:112]	01h
OEM/application ID	OID	8	[111:104]	_
Product name	PNM	48	[103:56]	MMC02G MMC04G MMC08G MMC16G MMC32G MMC64G
Product revision	PRV	8	[55:48]	-
Product serial number	PSN	32	[47:16]	_
Manufacturing date	MDT	8	[15:8]	_
CRC7 checksum	CRC	7	[7:1]	_
Not used; always 1	_	1	0	_



### **CSD Register**

The card-specific data (CSD) register provides information about accessing the device contents. The CSD register defines the data format, error correction type, maximum data access time, and data transfer speed, as well as whether the DS register can be used. The programmable part of the register (entries marked with W or E in the following table) can be changed by the PROGRAM\_CSD (CMD27) command.

**Table 5: CSD Register Field Parameters** 

Name		Field	Width	Cell Type <sup>1</sup>	CSD Bits	CSD Value
CSD structure	CSD_STRUCTURE			R	[127:126]	03h
System specification version	SPEC_VERS	_		R	[125:122]	4h
Reserved <sup>2</sup>	_	_	2	TBD	[121:120]	_
Data read access time 1	TAAC		8	R	[119:112]	4Fh
Data read access time 2 in CLK cycles (NSAC × 100)	NSAC		8	R	[111:104]	01h
Maximum bus clock frequency	TRAN_SPEED		8	R	[103:96]	32h
Card command classes	ССС		12	R	[95:84]	0F5h
Maximum read data block	READ_BL_LEN	2GB	4	R	[83:80]	0Ah
length		4GB, 4GB, 8GB, 16GB, 32GB, 64GB				09h
Partial blocks for reads supported	READ_BL_PARTIA	,L	1	R	79	0h
Write block misalignment	WRITE_BLK_MISA	ALIGN	1	R	78	0h
Read block misalignment	READ_BLK_MISA	LIGN	77	R	77	0h
DS register implemented	DSR_IMP		1	R	76	1h
Reserved		_	2	R	[75:74]	_
Device size	C_SIZE	2GB 4GB, 4GB, 8GB, 16GB, 32GB, 64GB	12	R	[73:62]	E4Fh FFFh
Maximum read current at $V_{\text{DD,min}}$	VDD_R_CURR_MI	N	3	R	[61:59]	7h
Maximum read current at V <sub>DD,max</sub>	VDD_R_CURR_MA	ΑX	3	R	[58:56]	7h
Maximum write current at V <sub>DD,min</sub>	VDD_W_CURR_M	IIN	3	R	[55:53]	7h



#### **Table 5: CSD Register Field Parameters (Continued)**

Name		Field	Width	Cell Type <sup>1</sup>	CSD Bits	CSD Value
Maximum write current at	VDD_W_CURR_M	AX	3	R	[52:50]	7h
$V_{DD,max}$						
Device size multiplier	C_SIZE_MULT		3	R	[49:47]	7h
Erase group size	ERASE_GRP_SIZE		5	R	[46:42]	1Fh
Erase group size multiplier	ERASE_GRP_MUL	Т	5	R	[41:37]	1Fh
Write protect group size	WP_GRP_SIZE	2GB	5	R	[36:32]	03h
		4GB, 4GB				07h
		8GB				0Fh
		16GB, 32GB, 64GB				1Fh
Write protect group enable	WP_GRP_ENABLE		1	R	31	1h
Manufacturer default ECC	DEFAULT_ECC		2	R	[30:29]	0h
Write-speed factor	R2W_FACTOR		3	R	[28:26]	2h
Maximum write data block length	WRITE_BL_LEN		4	R	[25:22]	9h
Partial blocks for writes supported	WRITE_BL_PARTIA	<b>AL</b>	1	R	21	0h
Reserved		_	4	R	[20:17]	_
Content protection application	CONTENT_PROT_	APP	1	R	16	0h
File-format group	FILE_FORMAT_GR	RP.	1	R/W	15	0h
Copy flag (OTP)	COPY		1	R/W	14	0h
Permanent write protection	PERM_WRITE_PRO	OTECT	1	R/W	13	0h
Temporary write protection	TMP_WRITE_PRO	TECT	1	R/W/E	12	0h
File format	FILE_FORMAT			R/W	[11:10]	0h
ECC	ECC		2	R/W/E	[9:8]	0h
CRC	CRC		7	R/W/E	[7:1]	_
Not used; always 1		-	1	_	0	1h

Notes: 1. R = Read-only

R/W = One-time programmable and readable

R/W/E = Multiple writable with value kept after a power cycle, assertion of the RST\_n signal, and any CMD0 reset, and readable

TBD = To be determined

2. Reserved bits should be read as 0.

3. The I<sub>PEAK, max</sub> driving capability can be modified according to the actual capacitive load on the e·MMC interface signals in the user application board, using CMD4.

CMD4 Argument	Driving Capability (mA)
0x01000000	4
0x02000000	8

### **Micron Confidential and Proprietary**



# 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC CSD Register

0x04000000	12 (default)
0x08000000	16
0x10000000	20
0x20000000	24
0x40000000	28
0x80000000	32



### **ECSD Register**

The 512-byte extended card-specific data (ECSD) register defines device properties and selected modes. The most significant 320 bytes are the properties segment. This segment defines device capabilities and cannot be modified by the host. The lower 192 bytes are the modes segment. The modes segment defines the configuration in which the device is working. The host can change the properties of modes segments using the SWITCH command.

**Table 6: ECSD Register Field Parameters** 

Name		Field	Size (Bytes)	Cell Type <sup>1</sup>	ECSD Bytes	ECSD Value
Properties Segment						
Reserved <sup>2</sup>		_	7	_	[511:505]	_
Supported command sets	S_CMD_SET		1	R	504	1h
HPI features	HPI_FEATURES		1	R	503	3h
Background operations support	BKOPS_SUPPORT		1	R	502	1h
Reserved		_	255	_	[501:247]	_
Background operations status	BKOPS_STATUS		1	R	246	0h
Number of correctly program- med sectors	CORRECTLY_PRG_ SECTORS_NUM		4	R	[245:242]	-
First initialization time after	INI_TIMEOUT_PA	2GB	1	R	241	7Ah
partitioning		4GB				F6h
(first CMD1 to device ready)		4GB				7Ah
		8GB, 16GB				F6h
		32GB, 64GB				FFh
Reserved		_	1	1	240	_
Power class for 52 MHz, DDR at 3.6V <sup>3</sup>	PWR_CL_DDR_52_	360	1	R	239	0h
Power class for 52 MHz, DDR at 1.95V <sup>3</sup>	PWR_CL_DDR_52_	195	1	R	238	0h
Reserved		_	2	-	[237:236]	_
Minimum write performance for 8-bit at 52 MHz in DDR mode	MIN_PERF_DDR_W_8_52		1	R	235	0h
Minimum read performance for 8-bit at 52 MHz in DDR mode	MIN_PERF_DDR_R	_8_52	1	R	234	0h
Reserved		_	1	1	233	_



Name		Field	Size (Bytes)	Cell Type <sup>1</sup>	ECSD Bytes	ECSD Value
TRIM multiplier	TRIM_MULT	2GB 4GB, 4GB, 8GB	1	R	232	06h
		16GB, 32GB, 64GB				0Fh
Secure feature support	SEC_FEATURE_SUF	PPORT	1	R	231	15h
SECURE ERASE multiplier	SEC_ERASE_MULT	2GB 4GB, 4GB, 8GB	1	R	230	02h
		16GB, 32GB, 64GB				06h
SECURE TRIM multiplier	SEC_TRIM_MULT	2GB 4GB, 4GB, 8GB	1	R	229	03h
		16GB, 32GB, 64GB				09h
Boot information	BOOT_INFO		1	R	228	7h
Reserved		_	1	_	227	_
Boot partition size	BOOT_SIZE_MULT	2GB, 4GB	1	R	226	08h
		4GB, 8GB				10h
		16GB				20h
		32GB, 64GB				40h
Access size	ACC_SIZE	2GB, 4GB	1	R	225	05h
		4GB, 8GB				06h
		16GB, 32GB, 64GB				07h



			Size	Cell	ECSD	ECSD
Name		Field	(Bytes)	Type <sup>1</sup>	Bytes	Value
High-capacity erase unit size	HC_ERASE_GRP_S	2GB	1	R	224	00h
	IZE	4GB				04h
		4GB,				08h
		8GB				
		16GB, 32GB, 64GB				10h
High-capacity erase timeout	ERASE_TIMEOUT_I	MULT	1	R	223	01h
Reliable write-sector count	REL_WR_SEC_C		1	R	222	01h
High-capacity write protect	HC_WP_GRP_SIZE	2GB	1	R	221	00h
group size		4GB				02h
		4GB				01h
		8GB, 16GB				02h
		32GB				04h
		64GB				08h
Sleep current (V <sub>CC</sub> )	S_C_VCC		1	R	220	08h
Sleep current (V <sub>CCO</sub> )	s_c_vccq		1	R	219	08h
Reserved		_	1	_	218	_
Sleep/awake timeout	S_A_TIMEOUT		1	R	217	10h
Reserved		_	1	_	216	_
Sector count	SEC_COUNT	2GB	4	R	[215:212]	00000000h
		4GB				00750000h
		4GB				00728000h
		8GB				00EA0000h
		16GB				01D40000h
		32GB				03B20000h
		64GB				07700000h
Reserved		_	1	_	211	_
Minimum write performance for 8-bit at 52 MHz	MIN_PERF_W_8_52	2	1	R	210	08h
Minimum read performance for 8-bit at 52 MHz	MIN_PERF_R_8_52		1	R	209	08h
Minimum write performance for 8-bit at 26 MHz and 4-bit at 52 MHz	MIN_PERF_W_8_26	5_4_52	1	R	208	08h
Minimum read performance for 8-bit at 26 MHz and 4-bit at 52 MHz	MIN_PERF_R_8_26	_4_52	1	R	207	08h



		Size	Cell	ECSD	ECSD
Name	Field	(Bytes)	Type <sup>1</sup>	Bytes	Value
Minimum write performance for 4-bit at 26 MHz	MIN_PERF_W_4_26	1	R	206	08h
Minimum read performance for 4-bit at 26 MHz	MIN_PERF_R_4_26	1	R	205	08h
Reserved	-	1	_	204	_
Power class for 26 MHz at 3.6V <sup>3</sup>	PWR_CL_26_360	1	R	203	00h
Power class for 52 MHz at 3.6V <sup>3</sup>	PWR_CL_52_360	1	R	202	00h
Power class for 26 MHz at 1.95V <sup>3</sup>	PWR_CL_26_195	1	R	201	00h
Power class for 52 MHz at 1.95V <sup>3</sup>	PWR_CL_52_195	1	R	200	00h
Partition switching timing	PARTITION_SWITCH_TIME	1	R	199	1h
Out-of-interrupt busy timing	OUT_OF_INTERRUPT_TIME	1	R	198	02h
Reserved	-	1	_	197	_
Card type	CARD_TYPE	1	R	196	07h
Reserved	-	1	_	195	_
CSD structure version	CSD_STRUCTURE	1	R	194	2h
Reserved	-	1	_	193	-
Extended CSD revision	EXT_CSD_REV	1	R	192	5h
Modes Segment					
Command set	CMD_SET	1	R/W/E_P	191	0h
Reserved	-	1	_	190	_
Command set revision	CMD_SET_REV	1	R	189	0h
Reserved	-	1	_	188	_
Power class	POWER_CLASS	1	R/W/E_P	187	0h
Reserved	-	1	_	186	_
High-speed interface timing	HS_TIMING	1	R/W/E_P	185	0h
Reserved	-	1	_	184	_
Bus width mode	BUS_WIDTH	1	W/E_P	183	0h
Reserved	-	1	_	182	_
Erased memory content	ERASED_MEM_CONT	1	R	181	0h
Reserved	-	1	_	180	_
Partition configuration	PARTITION_CONFIG	1	R/W/E, R/W/E_P	179	0h
Boot configuration protection	BOOT_CONFIG_PROT	1	R/W, R/W/C_P	178	0h
Boot bus width	BOOT_BUS_WIDTH	1	R/W/E	177	0h
Reserved	-	1	_	176	_



			Size			ECSD	
Name	Field		(Bytes)	Type <sup>1</sup>	Bytes	Value	
High-density erase group defi- nition	ERASE_GROUP_D	1	R/W/E_P	175	00h		
Reserved		1	_	174	_		
Boot area write protection register	BOOT_WP	1	R/W, R/W/C_P	173	0h		
Reserved	-		1	_	172	-	
User write protection register	USER_WP	1	R/W, R/W/C_P, R/W/E_P	171	0h		
Reserved		_	1	_	170	-	
Firmware configuration	FW_CONFIG		1	R/W	169	0h	
RPMB size	RPMB_SIZE_MULT	•	1	R	168	1h	
Write reliability setting register <sup>3</sup>	WR_REL_SET	1	R/W	167	00h <sup>4</sup>		
Write reliability parameter register	WR_REL_PARAM		1	R	166	05h	
Reserved		1	_	165	_		
Manually start background operations	BKOPS_START		1	W/E_P	164	-	
Enable background operations handshake	BKOPS_EN		1	R/W	163	0h	
Hardware reset function	RST_n_FUNCTION		1	R/W	162	0h	
HPI management	HPI_MGMT		1	R/W/E_P	161	0h	
Partitioning support	PARTITIONING_SU	JPPORT	1	R	160	3h	
Maximum enhanced area size	MAX_ENH_SIZE_	2GB	3	R	[159:157]	0001CAh	
	MULT	4GB				0001D4h	
		4GB				0001CAh	
		8GB, 16GB				0001D4h	
		32GB				0001D9h	
		64GB				0001DCh	
Partitions attribute	PARTITIONS_ATTRIBUTE		1	R/W	156	0h	
Partitioning setting	PARTITION_SETTING_COMPLETED		1	R/W	155	0h	
General-purpose partition size	GP_SIZE_MULT		12	R/W	[154:143]	0h	
Enhanced user data area size	ENH_SIZE_MULT		3	R/W	[142:140]	0h	
Enhanced user data start address	ENH_START_ADDR		4	R/W	[139:136]	0h	
Reserved	-		1	_	135	_	
Bad block management mode	SEC_BAD_BLK_MGMNT		1	R/W	134	0h	



#### **Table 6: ECSD Register Field Parameters (Continued)**

Name	Field	Size (Bytes)	Cell Type <sup>1</sup>	ECSD Bytes	ECSD Value
Reserved	_	134	_	[133:0]	-

Notes: 1. R = Read-only

R/W = One-time programmable and readable

R/W/E = Multiple writable with the value kept after a power cycle, assertion of the RST\_n signal, and any CMD0 reset, and readable

R/W/C\_P = Writable after the value is cleared by a power cycle and assertion of the RST\_n signal (the value not cleared by CMD0 reset) and readable

R/W/E\_P = Multiple writable with the value reset after a power cycle, assertion of the RST\_n signal, and any CMD0 reset, and readable

W/E\_P = Multiple writable with the value reset after power cycle, assertion of the RST\_n signal, and any CMD0 reset, and not readable

TBD = To be determined

- 2. Reserved bits should be read as 0.
- 3. Micron has tested power failure under best application knowledge conditions with positive results. Customers may request a dedicated test for their specific application condition.
- 4. Can be set to 1Fh to enable reliability settings. This byte is one-time programmable.
- 5. The first showing of 4GB refers to the 1-channel device, while the second showing of 4GB refers to the 2-channel device.




# 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC DC Electrical Specifications – Device Power

### **DC Electrical Specifications – Device Power**

The device current consumption for various device configurations is defined in the power class fields of the ECSD register.

 $V_{CC}$  is used for the NAND Flash device and its interface voltage;  $V_{CCQ}$  is used for the controller and the e-MMC interface voltage.

**Figure 10: Device Power Diagram** 



**Table 7: Power Domains** 

Parameter	Symbol	Comments
Host interface	V <sub>CCQ</sub>	High voltage range = 3.3V (nominal)
		Low voltage range = 1.8V (nominal)
Memory	V <sub>CC</sub>	High voltage range = 3.3V (nominal)
Internal	V <sub>DDIM</sub>	The internal regulator connection to an external decoupling capacitor



#### 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC **DC Electrical Specifications – Device Power**

**Table 8: Capacitor and Resistance Specifications** 

Parameter	Symbol	Min	Мах	Тур	Units	Notes
Pull-up resistance: CMD	R_CMD	4.7	50	10	kΩ	1
Pull-up resistance: DAT[7:0]	R_DAT	10	50	50	kΩ	1
Pull-up resistance: RST_n	R_RST_n	4.7	50	50	kΩ	2
CLK/CMD/DAT[7:0] impedance		45	55	50	Ω	3
Serial resistance on CLK	SR_CLK	0	47	22	Ω	
V <sub>CCQ</sub> capacitor	C1	2.2	4.7	2.2	μF	4
	C2	0.1	0.22	0.1		
V <sub>CC</sub> capacitor (≤8GB)	C3	2.2	4.7	2.2	μF	5
	C4	0.1	0.22	0.1		
V <sub>CC</sub> capacitor (>8GB)	C3	2.2	4.7	4.7	μF	5
	C4	0.1	0.22	0.22		
V <sub>DDIM</sub> capacitor (C <sub>reg</sub> )	C5	1	4.7	1	μF	6
	C6	0.1	0.1	0.1		

- Notes: 1. Used to prevent bus floating.
  - 2. If host does not use H/W RESET (RST\_n), pull-up resistance is not needed on RST\_n line  $(Extended_CSD[162] = 00h).$
  - 3. Impedance match.
  - 4. The coupling capacitor should be connected with  $V_{\text{CCQ}}$  and  $V_{\text{SSQ}}$  as closely as possible.
  - 5. The coupling capacitor should be connected with  $V_{CC}$  and  $V_{SS}$  as closely as possible.
  - 6. The coupling capacitor should be connected with  $V_{\text{DDIM}}$  and  $V_{\text{SS}}$  as closely as possible.



#### 2GB, 4GB, 8GB, 16GB, 32GB, 64GB: e·MMC Revision History

### **Revision History**

Rev. B - 09/13

- To Production status
- Added channel note to ECSD Register

Rev. A - 03/13

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.